Method and system for testing an integrated circuit featuring scan design.

摘要

The present invention provides for improved testing of an integrated circuit 1. In order to measure a signal S in circuit 1 a multi-pattern is placed in shift register 70. The multi-pattern is generated by overlaying at least two test patterns Ax and Bx. Therefore the signal S changes its state in response to only a small amount of shift operations. <IMAGE>