发明名称 |
Detecting and isolating errors occurring in data communication in a multiple processor system |
摘要 |
A multiprocessor system includes a number of sub-processor systems, each substantially identically constructed, and each comprising a central processing unit (CPU), and at least one I/O device, interconnected by routing apparatus that also interconnects the sub-processor systems. A CPU of any one of the sub-processor systems may communicate, through the routing elements, with any I/O device of the system, or with any CPU of the system. Communications between I/O devices and CPUs is by packetized messages. Interrupts from I/O devices are communicated from the I/O devices to the CPUs (or from one CPU to another CPU) as message packets. CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied.
|
申请公布号 |
US6151689(A) |
申请公布日期 |
2000.11.21 |
申请号 |
US19960762653 |
申请日期 |
1996.12.09 |
申请人 |
TANDEM COMPUTERS INCORPORATED |
发明人 |
GARCIA, DAVID J.;BUNTON, WILLIAM PATTERSON;CODDINGTON, JOHN DEANE;KRAUSE, JOHN C.;MEREDITH, SUSAN STONE;SONNIER, DAVID P.;WATSON, WILLIAM JOEL;ZALZALA, LINDA ELLEN |
分类号 |
G06F11/00;H02H3/05;(IPC1-7):H02H3/05 |
主分类号 |
G06F11/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|