| 摘要 |
A RAID controller integrated into a single chip (100). The RAID controller chip (100) includes a general purpose RISC processor (121), memory interface logic (128), a host CPU PCI bus (150), at least one back-end I/O interface channel (130), at least one direct memory access (DMA) channel (122), and a RAID parity assist (RPA) circuit (126). The RAID chip enables higher integration of RAID functions within a printed circuit board and in particul ar enables RAID function integration directly on a personal computer or workstation motherboard. The back-end I/O interface channel is preferably du al SCSI channels. The RAID chip is operable in either of two modes. In a first mode, the chip provides pass through from the host CPU (102) interface directly to the dual SCSI channels (130). This first mode of operation, a SC SI pass-through mode, allows use of the chip for non-RAID storage applications and enables low level manipulation of the disk array in RAID applications of the chip. The first mode of operation permits use of the chip without change to host applications and drivers. Rather, the chip is operable in a manner compatible with known available SCSI controller devices. The second mode of operation, a RAID control mode, provides full RAID management features to th e attached host CPU. In thepreferred embodiment, the RAID chip presents an Intelligent I/O (I2O) interface to the host CPU to enhance portability and performance of the host/RAID interaction.
|
