发明名称 Ramped Clock Digital Storage Control
摘要 Disclosed herein are digital systems and methods for use with a ramped clock signal. The digital system includes an input element having a data input to receive a data signal, a control input to receive a control signal, and a dynamic node to be driven by the ramped clock signal. The digital system further includes a static memory element having an input at the dynamic node and is configured to reside in an operational state in accordance with the data signal and the ramped clock signal. The input element further includes a switch coupled to the control input to condition updating of the operational state based on the control signal without decoupling the ramped clock signal from the dynamic node. In this way, distribution and delivery of the ramped clock signal to the digital system is continued to facilitate recovery of clock signal energy from the digital system.
申请公布号 US2007096957(A1) 申请公布日期 2007.05.03
申请号 US20060553778 申请日期 2006.10.27
申请人 THE REGENTS OF THE UNIVERSITY OF MICHIGAN 发明人 PAPAEFTHYMIOU MARIOS C.;ZIESLER CONRAD H.
分类号 H03M7/34 主分类号 H03M7/34
代理机构 代理人
主权项
地址