发明名称 System for maintaining data coherency in cache memory by periodically broadcasting invalidation reports from server to client
摘要 A method and system are provided for maintaining coherency between a server processor and a client processor that has a cache memory. The server may, for example, be a fixed location mobile unit support station. The client may, for example, be a palmtop computer. The server stores a plurality of data values, and the client stores a subset of the plurality of data values in the cache. The server processor periodically broadcasts invalidation reports to the client processor. Each respective invalidation report includes information identifying which, if any, of the plurality of data values have been updated within a predetermined period of time before the server processor broadcasts the respective invalidation report. The client processor determines, based on the invalidation reports, whether a selected data value in the cache memory of the client processor has been updated in the server processor since the selected data value was stored in the cache memory. The client processor invalidates the selected data value in the cache memory of the client processor, if the selected data value has been updated in the server processor.
申请公布号 US5581704(A) 申请公布日期 1996.12.03
申请号 US19930163335 申请日期 1993.12.06
申请人 PANASONIC TECHNOLOGIES, INC. 发明人 BARBAR+E,ACU A+EE , DANIEL;IMIELINSKI, TOMASZ
分类号 G06F12/08;(IPC1-7):G06F13/00 主分类号 G06F12/08
代理机构 代理人
主权项
地址