发明名称 |
METHOD AND APPARATUS TO AVOID DEADLOCK DURING INSTRUCTION SCHEDULING USING DYNAMIC PORT REMAPPING |
摘要 |
A method for performing dynamic port remapping during instruction scheduling in an out of order microprocessor is disclosed. The method comprises selecting and dispatching a plurality of instructions from a plurality of select ports in a scheduler module in first clock cycle. Next, it comprises determining if a first physical register file unit has capacity to support instructions dispatched in the first clock cycle. Further, it comprises supplying a response back to logic circuitry between the plurality of select ports and a plurality of execution ports, wherein the logic circuitry is operable to re-map select ports in the scheduler module to execution ports based on the response. Finally, responsive to a determination that the first physical register file unit is full, the method comprises re-mapping at least one select port connecting with an execution unit in the first physical register file unit to a second physical register file unit. |
申请公布号 |
US2016335091(A1) |
申请公布日期 |
2016.11.17 |
申请号 |
US201615219119 |
申请日期 |
2016.07.25 |
申请人 |
Soft Machines, Inc. |
发明人 |
CHAN Nelson N. |
分类号 |
G06F9/38;G06F9/30 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method of performing dynamic port remapping during instruction scheduling in an out of order processor, said method comprising:
selecting and dispatching a plurality of instructions from a plurality of select ports in a scheduler module of the processor; determining if a first physical register file unit has capacity to support the plurality instructions dispatched; and responsive to a determination that said first physical register file unit is full, re-mapping at least one select port connected with a first execution port of a first execution unit associated with said first physical register file to a second execution port in a second execution unit associated with a second physical register file unit, wherein said second physical register file unit has capacity to support an instruction dispatched from said at least one select port. |
地址 |
Santa Clara CA US |