摘要 |
An embodiment of the present invention provides a system for implementing a Reed-Solomon computation of parity bytes of a codeword, including an accumulator and a logic circuit. The accumulator is configured to hold a plurality of bits. In an embodiment, each bit held in the accumulator initially corresponds to a bit associated with a data byte of the codeword. In another embodiment, each bit held in the accumulator initially correspond to a fixed value. The logic circuit is configured to iteratively compute a new bit for each bit held in the accumulator. After a last iteration of the computation, the bits held in the accumulator correspond to the parity bytes, wherein for each bit held in the accumulator each iteration of the computation comprises computing an exclusive-OR of a fixed subset of bits held in the accumulator. In an embodiment, the exclusive-OR is computed for the fixed subset of bits held in the accumulator and an input bit of the codeword.
|