摘要 |
<p>The method involves generating a edge detection signal (FD) from an encoded data signal (CD) and sampling four pulses of the edge detection signal in a manner to obtain a decoded binary data signal (BD). A binary clock signal (CLK) is generated from the detection signal, where the clock signal is synchronous with the encoded data signal, for changing a logic state of the pulses of the detection signal. An independent claim is also included for a device for decoding a binary encoded data signal and generating a clock signal synchronous with the encoded data signal.</p> |