摘要 |
Various embodiments for a partial cascode delay locked loop architecture are described. In one embodiment, an apparatus may include a delay locked loop circuit having a plurality of partial cascode circuits. The plurality of partial cascode circuits may be arranged to reduce phase noise from a ground power supply voltage and a power supply voltage. Other embodiments are described and claimed.
|