发明名称 FIELD EFFECT TRANSISTOR
摘要 PROBLEM TO BE SOLVED: To provide an FET of high breakdown strength, along with its manufacturing method, capable of sufficiently reducing on-resistance during operation. SOLUTION: A laminated structure in which a p-type GaN channel layer 16 is sandwiched between, from above and below, an n-type GaN source layer 18 and an n-type GaN drain layer 14, is processed in mesa shape. A slope is formed on its side surface, and gate electrodes 40Ga and 40Gb are provided on the inclined side surface of the p-type GaN channel layer 16 at the slope through an SiO<SB>2</SB>gate insulating film 24. In other words, the inclined side surface of the p-type GaN channel layer 16 is used as a channel region. So, its channel length can be controlled by thickness of the p-type GaN channel layer 16, for attaining a shorter channel length with ease and high precision. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2008311672(A) 申请公布日期 2008.12.25
申请号 JP20080192369 申请日期 2008.07.25
申请人 FURUKAWA ELECTRIC CO LTD:THE 发明人 YOSHIDA KIYOTERU
分类号 H01L29/786;H01L21/203;H01L21/205;H01L21/28;H01L21/336;H01L29/12;H01L29/417;H01L29/423;H01L29/49;H01L29/78 主分类号 H01L29/786
代理机构 代理人
主权项
地址