Test structure and method for accurate determination of soft error of logic components

摘要

A system and associated methodology are disclosed for characterizing soft error or failure rates of electronic circuit elements, where the elements are suitable for use as non-memory peripheral logic in semiconductor memory devices, and where the probability of such soft error or failure rates increases as charge sensitive interconnections or nodes of the elements are exposed to radiation, and as scaling continues and voltages and capacitances are thereby reduced.