发明名称 Reducing pin count on an integrated circuit
摘要 The invention reduces pin count by a method of using time division multiplexing (TDM) techniques to enable a plurality of functions of an integrated circuit to be controlled on a single pin of said circuit. The method involves providing each function with a designated periodically recurring sampling instance, e.g. a timeslot, during which time the status of a signal on the single pin will relate to the function designated to that timeslot, and controlling each of the functions according to the status of signal during their corresponding timeslots. The invention may be applied to stereo audio digital-to-analogue conversion (DAC) circuitry or ADCs. For example, mute and de-emphasis functions may be controlled on a single pin MUTE_DEEM by de-multiplexing a combined mute/de-emphasis signal using two D-type flip-flops 400, 410, inverter 420 and left-right clock signal LRCK. The invention may also allow for zero detection (ZD) to be used on the combined MUTE_DEEM pin.
申请公布号 GB2452271(A) 申请公布日期 2009.03.04
申请号 GB20070016715 申请日期 2007.08.29
申请人 WOLFSON MICROELECTRONICS PLC 发明人 JOHN PAUL LESSO;DAVID EDWIN JOHNSON
分类号 G06F13/38;G06F1/22;H03M1/66 主分类号 G06F13/38
代理机构 代理人
主权项
地址