发明名称 METHODS FOR A MULTIPLE DIE INTEGRATED CIRCUIT PACKAGE
摘要 Methods for a multiple die package for integrated circuits are disclosed. An insulator layer is provided and one or more vias are formed within it. The insulator may be provided without vias, and vias formed later. At least one integrated circuit is provided and electrically coupled to at least one lead of a first leadframe overlying one surface of the insulator. At least one second integrated circuit is provided and electrically coupled to a second leadframe overlying a second surface of the insulator. Electrical connections between the two leadframes and the first and second integrated circuits are made through the insulator at selected locations, by coupling at least one lead of the first and second leadframes one to another. The leads of the first and second leadframe may be physically coupled by a welding process within vias in the insulator. A method for a removable storage card is also described.
申请公布号 US2008050859(A1) 申请公布日期 2008.02.28
申请号 US20070931092 申请日期 2007.10.31
申请人 SANDISK CORPORATION 发明人 WALLACE ROBERT F.
分类号 H01L21/00 主分类号 H01L21/00
代理机构 代理人
主权项
地址