发明名称
摘要 Methods of forming integrated circuit memory devices include the steps of forming a first electrically insulating layer on a semiconductor substrate containing memory cells in a memory cell array region and peripheral circuits for driving the memory cells in a peripheral circuit region adjacent the memory cell array region. An etch-stopping layer is then formed on the first electrically insulating layer and then steps are performed to form a first electrically conductive layer on the etch-stopping layer, form a ferroelectric layer on the first electrically conductive layer, form a second electrode layer on the ferroelectric layer, etch the second electrode layer and ferroelectric layer in sequence using a first mask to define a second electrode and then etch the first electrically conductive layer using a second mask to simultaneously define a first electrode and a first interconnection layer comprising the same material. A second electrically insulating layer is then formed on the second electrode and first interconnection layer. First and second vias are then formed in the second electrically insulating layer, to expose the second electrode and first interconnection layer, respectively. A second electrically conductive layer is then patterned in the first and second vias.
申请公布号 JP3579576(B2) 申请公布日期 2004.10.20
申请号 JP19970301633 申请日期 1997.11.04
申请人 发明人
分类号 H01L21/8247;H01L21/28;H01L21/8239;H01L21/8242;H01L21/8246;H01L27/10;H01L27/105;H01L27/108;H01L29/788;H01L29/792;(IPC1-7):H01L27/105;H01L21/824 主分类号 H01L21/8247
代理机构 代理人
主权项
地址