发明名称 |
Method and apparatus for controlling a multiprocessor system |
摘要 |
A multiprocessor system having a computer poller and a memory poller for controlling information transfer over a time multiplex bus between a plurality of computers and an interleaved memory comprising a plurality of sections. Each poller comprises a counter and a clock so that as the counter is incremented by the clock, each computer or memory section, respectively, is sequentially interrogated to determine whether or not it requires access to a memory or computer, respectively.
|
申请公布号 |
US4034347(A) |
申请公布日期 |
1977.07.05 |
申请号 |
US19750603178 |
申请日期 |
1975.08.08 |
申请人 |
BELL TELEPHONE LABORATORIES, INCORPORATED |
发明人 |
PROBERT, JR., GEOFFREY |
分类号 |
H04Q3/545;G06F9/46;G06F12/00;G06F12/06;G06F13/366;G06F15/16;G06F15/167;G06F15/177;(IPC1-7):G06F13/00 |
主分类号 |
H04Q3/545 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|