发明名称 PRINTED CIRCUIT SUBSTRATE WITH BUMP
摘要 PURPOSE:To reduce the size of a printed circuit substrate and to enhance the density thereby to shorten bonding steps by forming a bump which can simultaneously bond a semiconductor element, such as an IC, an LSI, etc. on the substrate. CONSTITUTION:After a copper foil is bonded on a whole printed circuit substrate 10, it is etched to form a wiring pattern 11, and a diffusion preventing layer of Ni, Pt is provided thereon as required. Then, a part except the bump forming part of the pattern 11 is covered with an organic resist film 20, and a bump 12 made of Au or solder is formed by electrolytically plating to the edge of the film 20 while the pattern 11 is contacted with the bump forming part. Then, the film 20 is removed, and the bump 12 extended at the top remains on the pattern 11. Thus, the bump connection of a semiconductor element can be simultaneously processed to shorten a bonding time.
申请公布号 JPS63108734(A) 申请公布日期 1988.05.13
申请号 JP19860255420 申请日期 1986.10.27
申请人 MATSUSHITA ELECTRIC WORKS LTD 发明人 TAKAMI SHIGENARI;IRIE TATSUHIKO;HASHIZUME JIRO;NISHIMURA MAKOTO
分类号 H01L21/60;H05K3/24;H05K3/40 主分类号 H01L21/60
代理机构 代理人
主权项
地址
您可能感兴趣的专利