摘要 |
PURPOSE:To make possible the generation of potential of an intermediate level with low power consumption and facilitate the integration of circuits without using IG-FETs of a back gate bias state in a logic circuit which outputs more than three potential levels. |