A shift register circuit comprises a series circuit comprising a plurality of first clocked gate inverters and inverters which are alternately connected in series, where a first one of the first clocked gate inverters is adapted to receive an input pulse signal, an output line connected to an output of each of the inverters for outputting an output pulse signal, and a second clocked gate inverter connected to the output of each of the inverters for outputting an output pulse signal. The first clocked gate inverters operate responsive to a first clock signal, and the second clocked gate inverters operate responsive to a second clock signal which is different from the first clock signal.
申请公布号
US5027382(A)
申请公布日期
1991.06.25
申请号
US19890451176
申请日期
1989.12.15
申请人
RICOH COMPANY, LTD.;RICOH RESEARCH INSTITUTE OF GENERAL ELECTRONICS CO., LTD.