发明名称 HIGH-SPEED PATH GATE, LATCH AND FLIP-FLOP CIRCUIT
摘要 PURPOSE: To decrease a data signal propagation time started at the detection of a clock signal to a final output data signal, to increase a switching transition speed at a final output terminal and to increase an output drive current. CONSTITUTION: A BOCMOS pass gate circuit PSGT 3 used for a latch circuit and a flip-flop circuit integrates a bipolar pull-up transistor(TR) Q1 and a bipolar pull-down TR Q3 to charge a load capacitance CL transiently. A bipolar output circuit replies a data signal at a path gate input terminal V'IN in the transparent operation mode to provide a sink and source output drive current amplified byβat a pass gate output terminal VOUT. Transistors(TRs) QP3 , QP4 , QP5 , QP6 and a NAND 1 of a MOS input logic circuit control TRs Q1, Q3. An output latch back circuit LTBK 2 latches an output data signal.
申请公布号 JPH05129930(A) 申请公布日期 1993.05.25
申请号 JP19920088503 申请日期 1992.04.09
申请人 NATL SEMICONDUCTOR CORP <NS> 发明人 MAIKERU JII WAADO
分类号 H03K3/012;H03K3/037;H03K3/356;H03K19/01;H03K19/0175;H03K19/08 主分类号 H03K3/012
代理机构 代理人
主权项
地址