发明名称 MOS CURRENT MULTIPLYING CIRCUIT AND TUNABLE MOS OTA PROVIDED WITH THE SAME
摘要 PROBLEM TO BE SOLVED: To provide a MOS current multiplying circuit by which ideal multiplication characteristics are obtained even when it is manufactured by using a normal manufacturing process. SOLUTION: A current square-law circuit 2A is formed by MOS transistors M3, M4 which are connected with each other by cascade and a MOS transistor M7 to form a current mirror circuit 11 with the MOS transistor M4. A current square-law circuit 2B is formed by MOS transistors M5, M6 which are connected with each other by cascade and a MOS transistor M8 to form a current mirror circuit 12 with the MOS transistor M6. The MOS transistors M4, M6 are connected with each other by diode. Constant voltage VB is impressed on gates of the MOS transistors M3, M5. The sum (Ix +Iy ) and the difference (Ix -Iy ) between first and second inputted current are supplied to sources of the MOS transistors M3, M5 respectively. Outputted current of the current square-law circuits 2A, 2B are subtracted by a current mirror circuit 13 and outputted current IOUT is obtained.
申请公布号 JPH11306269(A) 申请公布日期 1999.11.05
申请号 JP19980107887 申请日期 1998.04.17
申请人 NEC CORP 发明人 KIMURA KATSUHARU
分类号 G06G7/16;G06G7/164;H03F3/345;(IPC1-7):G06G7/16 主分类号 G06G7/16
代理机构 代理人
主权项
地址