摘要 |
<p>A digital processing architecture for a high resolution image sensor (40) uses a plurality of like digital processors (24a, 26a, 24b, 26b) for time-divided processing of the output of the sensor (40). Each processor is operational according to start and stop signals from a programmable sequencer (28'). In a preferred embodiment, two sets of processors handle a line resolution of 1024 pixels, one set (24a, 26a) doing the first half of each line and the other set (24b, 26b) doing the second half. This is of particular utility where vertical processing is required, and the full line delays (50, 52) needed are divided into partial resettable delays resident in each of the processors.</p> |