发明名称 |
Dual phase-locked loop clock synthesizer |
摘要 |
A dual phase-locked loop (PLL) clock synthesizer is disclosed for generating clock signal in synchronization with the data input signal received over a network environment. The dual PLL clock synthesizer is suitable for processing data streams of any bit sequence without data error caused by interference due to clock signal jittering phenomena. The dual PLL clock synthesizer is particularly suitable for application to high-speed Ethernet network environment such as for decoding to obtain the original data conveyed over the network through selected encoding scheme.
|
申请公布号 |
US5734301(A) |
申请公布日期 |
1998.03.31 |
申请号 |
US19960698308 |
申请日期 |
1996.08.15 |
申请人 |
REALTEK SEMICONDUCTOR CORPORATION |
发明人 |
LEE, CHAO-CHENG;HUANG, CHEN-CHIH |
分类号 |
H03L7/07;(IPC1-7):H03L7/07;H03L7/089 |
主分类号 |
H03L7/07 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|