摘要 |
<p>A semiconductor memory device such as a ROM is provided with a word line test circuit and a word line drive circuit. The word line test circuit outputs a high level signal when a test signal is applied and a low level signal when the test signal is not applied. The word line drive circuit drives the respective word lines in the memory cell array, and is connected to the output of the word line test circuit, so that when driving one group of word lines (either the odd-numbered word lines or the even-numbered word lines), a high level signal is applied to the one group of word lines, and when not driving the one group of word lines, a low level signal is applied to the one group of word lines. On the other hand, when driving the other group of word lines, a high level signal is applied to the other group of word lines, and when not driving the other group of word lines, the output signal from the word line test circuit is applied to the other group of word lines, thereby enabling short circuits between adjacent word lines to be identified quickly. A bit line test switch circuit is provided which is connected to the bit lines in the memory cell array. In response to a test signal, the bit line test switch circuit applies signals of different levels to the odd-numbered and even-numbered bit lines respectively, and short circuits between adjacent bit lines can be identified quickly.</p> |