发明名称 |
Extensible iterative multiplier |
摘要 |
An extensible iterative multiplier design is provided. Embodiments provide cascaded 8-bit multipliers for simplifying the performance of multi-byte multiplications. Booth encoding is performed in the lowest order multiplier, with the result of the Booth encoding then provided to higher order multipliers. Additionally, multiply-add operations can be performed by initializing a partial product sum register. Configurable connections between the multipliers facilitate a variety of possible multiplication options, including the possibility of varying the width of the operands. |
申请公布号 |
US9563401(B2) |
申请公布日期 |
2017.02.07 |
申请号 |
US201314099949 |
申请日期 |
2013.12.07 |
申请人 |
Wave Computing, Inc. |
发明人 |
Chaudhuri Samit;Danilak Radoslav |
分类号 |
G06F7/53;G06F7/533 |
主分类号 |
G06F7/53 |
代理机构 |
Adams Intellex, PLC |
代理人 |
Adams Intellex, PLC |
主权项 |
1. An apparatus for mathematical manipulation comprising:
a first multiplier logic which can multiply two binary numbers of a first width; a second multiplier logic which can multiply two binary numbers of a second width; and a connection between the first multiplier logic and the second multiplier logic that enables multiplication of two binary numbers of a third width where the third width has a width that is a sum of the first width and the second width, wherein the multiplication of the two binary numbers of the third width is accomplished iteratively, and wherein an opcode is used to configure the first multiplier logic and the second multiplier logic to enable the multiplication of the two binary numbers of the third width. |
地址 |
Campbell CA US |