发明名称 MALFUNCTION PREVENTING CIRCUIT OF SEQUENCE CIRCUIT
摘要 PURPOSE:To obtain a titled circuit that can prevent the malfunction of a sequence circuit without disturbing the normal output of the sequence circuit in any fault mode, by setting an overcurrent preventing resistance, etc. between the output terminal of the sequence circuit and a sequence output terminal. CONSTITUTION:An overcurrent preventing resistance, etc. is set between the output terminal of a sequence circuit and a sequence output terminal. As a result, the malfunction of the sequence circuit can be prevented without disturbing the normal output of the sequence circuit. For instance, an input IN is supplied to a sequence circuit 1. At the same time, a resistance 5 that suppresses the upstable working due to the cutoff current of the collector with the connection of a low-level power supply to the emitter is supplied to the base of an NPN transistor 4 inserted between the emitter and the base through an overcurrent limiting resistance 3. Then the output of the circuit 1 is transmitted to an output terminal 6 through an overcurrent preventing resistance 7, and at the same time the collector output is delivered to the terminal 6 by the transistor 4. Thus the malfunction of the circuit 6 is prevented from emerging at the terminal 6.
申请公布号 JPS57150002(A) 申请公布日期 1982.09.16
申请号 JP19810035827 申请日期 1981.03.12
申请人 MEIDENSHA KK 发明人 SHINOZAKI NOBUHIKO
分类号 G05B9/02;G05B19/02;G05B19/048 主分类号 G05B9/02
代理机构 代理人
主权项
地址