发明名称 INFORMATION PROCESSOR
摘要 PURPOSE:To prevent the occurrence of a secondary fault by recognizing the maximum address of a main storage part by a main storage and comparing the maximum address with the address where a CPU and a peripheral device perform the writing/reading operations to the main storage part. CONSTITUTION:A recognizing part 9 which recognizes the maximum address of a main storage part 11 holds the address where an error 17 occurred, since this address serves as the maximum address of the part 11. When a CPU 2 and a peripheral device 3 have the accesses to a main storage via a system bus 4, the address of the bus 4 is transmitted to the part 11 via a main storage control part 8 and at the same time an address 15 to be sent to the part 11 is inputted to a comparator part 10. The address 15 is compared with the maximum address 18 of the part 11 through the part 9. If the address 15 is larger than the address 18, an abnormal end 6 is reported to the CPU 2 via an I/O bus 5.
申请公布号 JPH04162141(A) 申请公布日期 1992.06.05
申请号 JP19900289051 申请日期 1990.10.26
申请人 NEC GUMMA LTD 发明人 MACHIDA NAOKI
分类号 G06F11/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利