| 摘要 |
PROBLEM TO BE SOLVED: To realize reduction in cost and time for circuit design. SOLUTION: A circuit design apparatus is provided with wiring means 116 and 117, which determine wiring between cells according to cell detailed layout results, a timing analyzing means 114 which executes timing analysis by using wiring information, a control means 121 which discriminates the presence or absence of timing violation, a detour wiring identifying means 120 which identifies detouring wiring in the wiring and a violation reason analyzing mean 119 which discriminates whether the cause for the timing violation lies in the detouring wring, and if the timing violation is caused by the detouring wiring, a brief or detailed wring operation is performed again.
|
