发明名称 SIGNAL DISCRIMINATING CIRCUIT
摘要 PURPOSE:To make the delay of response at signal discrimination small, by relatively biasing the input signal waveform for a fixed time from the time point when the input signal value reaches a discriminating level. CONSTITUTION:A sensor signal produced from a sensor 1 is fed to a comparison circuit 3 through filter circuits R1, C1. The output signal of the circuit 3 is fed back to a sensor input terminal via a switching circuit 6 controlled by a timer 5 for gain adjustment to decrease or increase the sensor input signal to a prescribed level. In this case, the time for gain adjustment is limited to a given time by the timer 5 and it restores after a fixed time. Thus, since the input signal waveform is biased for a fixed time, the delay of response at the signal discrimination can be made small.
申请公布号 JPS56164622(A) 申请公布日期 1981.12.17
申请号 JP19800067074 申请日期 1980.05.22
申请人 FUJITSU TEN LTD 发明人 TAKAHASHI MINORU;OGAWA HIROSHI
分类号 H03K5/08 主分类号 H03K5/08
代理机构 代理人
主权项
地址
您可能感兴趣的专利