发明名称 HARDWARE APPARATUSES AND METHODS TO PERFORM TRANSACTIONAL POWER MANAGEMENT
摘要 Methods and apparatuses relating to transactional power management are described. In one embodiment, a hardware apparatus includes a hardware processor having a core, a plurality of power domains to transition to one of a plurality of power states in response to a power management command for each power domain, and a power transaction unit to assign a first power management command as a first power transaction and a second power management command as a second power transaction for concurrent execution, perform a commit of the first power transaction and the second power transaction when there is no conflict between the first power transaction and the second power transaction, and perform an abort of the first power transaction and a commit of the second power transaction when there is a conflict between the first power transaction and the second power transaction.
申请公布号 EP3109728(A1) 申请公布日期 2016.12.28
申请号 EP20160171196 申请日期 2016.05.24
申请人 Intel Corporation 发明人 MURALIDHAR, Rajeev D.;SESHADRI, Harinarayanan;KRISHNAKUMAR, Nivedha;SINGH, Youvedeep;PARTIWALA, Suketu R.
分类号 G06F1/32;G06F9/52 主分类号 G06F1/32
代理机构 代理人
主权项
地址