发明名称 |
Using dynamic bursts to support frequency-agile memory interfaces |
摘要 |
The disclosed embodiments relate to a system that supports dynamic bursts to facilitate frequency-agile communication between a memory controller and a memory device. During operation, the system monitors a reference clock signal received at an interface between the memory device and the memory controller. Upon detecting a frequency change in the reference clock signal from a fullrate to a subrate, the interface operates in a burst mode, wherein data is communicated through bursts separated by intervening low-power intervals during which portions of the interface are powered down. |
申请公布号 |
US9568980(B2) |
申请公布日期 |
2017.02.14 |
申请号 |
US201314416088 |
申请日期 |
2013.09.06 |
申请人 |
RAMBUS INC. |
发明人 |
Zerbe Jared L.;Tsang Brian Hing-Kit;Daly Barry William |
分类号 |
G06F1/32;G06F1/00;G06F13/16 |
主分类号 |
G06F1/32 |
代理机构 |
Park, Vaughan, Fleming & Dowler LLP |
代理人 |
Park, Vaughan, Fleming & Dowler LLP ;Sahasrabuddhe Laxman |
主权项 |
1. A method for operating a memory controller, comprising:
for at least one change in a host processor host-to-memory-controller interface instantaneous data rate from a first data rate R1 to a relatively slower data rate R2, decreasing an average data rate of a memory interface of a memory controller substantially proportional to R2/R1 without a proportional decrease in an instantaneous data rate of the memory interface by operating the memory interface in a burst mode; wherein the burst mode comprises interspersing low-power intervals on the memory interface between at least some memory requests corresponding to temporally adjacent host requests; and wherein the low-power intervals comprise turning off a memory clock signal supplied by the memory interface. |
地址 |
Sunnyvale CA US |