发明名称 |
Phase adjustment circuit for clock and data recovery circuit |
摘要 |
Described are phase adjustment circuits for clock and data recovery circuits (CDRs). Systems and apparatuses may include an input to receive a serial data signal, an edge data tap to sample transition edges in the serial data signal for generating a data edge detection signal, a CDR circuit including a phase detector to receive the serial data signal and the data edge detection signal, and to output a phase lead/lag signal indicating the phase difference between the serial data signal and the data edge detection signal, and a phase adjustment circuit to generate phase lead/lag adjustment data. The CDR circuit is to output a recovered clock signal based, at least in part, on the phase lead/lag signal adjusted by the phase lead/lag adjustment data. |
申请公布号 |
US9559878(B2) |
申请公布日期 |
2017.01.31 |
申请号 |
US201615019835 |
申请日期 |
2016.02.09 |
申请人 |
Intel Corporation |
发明人 |
Giaconi Stefano;Xu Mingming |
分类号 |
H04L25/03;H04L7/00;H04L7/033 |
主分类号 |
H04L25/03 |
代理机构 |
Blakely, Sokoloff, Taylor & Zafman LLP |
代理人 |
Blakely, Sokoloff, Taylor & Zafman LLP |
主权项 |
1. An apparatus comprising:
a phase adjustment circuit to generate phase lead/lag adjustment data; a clock and data recovery (CDR) circuit including a phase detector to receive a serial data signal and an data edge detection signal, and to output a recovered clock signal based, at least in part, on the phase lead/lag signal adjusted by a phase lead/lag adjustment data; and a decision feedback equalization (DFE) loop to provide equalization to the CDR circuit based, at least in part, on pre-cursor and post-cursor data samples of the serial data signal captured by a pre-cursor tap and a post-cursor tap, respectively, of the DFE loop, wherein the phase adjustment circuit is to generate the phase lead/lag adjustment data based, at least in part, on one of the pre-cursor or the post-cursor data samples captured by the DFE loop. |
地址 |
Santa Clara CA US |