发明名称 Parallel bit interleaver
摘要 This bit interleave method performs bit permutation on QC LDPC code words consisting of N cyclic blocks of Q bits, and partitions said processed code words into multiple constellation words consisting of M bits. The code words are partitioned into F×N/M folding sections, and each constellation word is associated with one of the F×N/M folding sections. The bit permutation processing is performed such that the constellation words consist of F bits from each of M/F different cyclic blocks in the associated folding section.
申请公布号 AU2012257207(B2) 申请公布日期 2017.01.05
申请号 AU20120257207 申请日期 2012.05.18
申请人 Panasonic Corporation 发明人 Petrov, Mihail
分类号 H03M13/27;H03M13/19 主分类号 H03M13/27
代理机构 代理人
主权项
地址