发明名称 |
High utilization multi-partitioned serial memory |
摘要 |
A memory device that includes an input interface that receives instructions and input data on a first plurality of serial links. The instructions and input data are deserialized on the memory device, and are provided to a memory controller. The memory controller initiates accesses to a memory core in response to the received instructions. The memory core includes a plurality of memory partitions, which are accessed in a cyclic and overlapping manner. This allows each memory partition to operate at a slower frequency than the serial links, while properly servicing the received instructions. Accesses to the memory device are performed in a synchronous manner, wherein each access exhibits a known fixed latency. |
申请公布号 |
US9342471(B2) |
申请公布日期 |
2016.05.17 |
申请号 |
US201012697141 |
申请日期 |
2010.01.29 |
申请人 |
MoSys, Inc. |
发明人 |
Miller Michael J.;Roy Richard S. |
分类号 |
G06F12/00;G06F13/16 |
主分类号 |
G06F12/00 |
代理机构 |
Bever, Hoffman & Harms, LLP |
代理人 |
Bever, Hoffman & Harms, LLP |
主权项 |
1. A memory device comprising:
an input interface that receives instructions on a first plurality of serial links; a memory core comprising a plurality of memory partitions; and a memory controller coupled to receive the instructions from the input interface, and in response, initiate accesses to the memory partitions of the memory core in a cyclic manner, wherein the accesses are performed with a fixed latency from a time the input interface receives the instructions on the first plurality of serial links, wherein each of the accesses to the memory partitions is initiated in the memory partition with a fixed delay from a time the input interface receives the corresponding one of the instructions on the first plurality of serial links. |
地址 |
Santa Clara CA US |