发明名称 |
A NETWORK RECEIVER FOR A NETWORK USING DISTRIBUTED CLOCK SYNCHRONIZATION AND A METHOD OF SAMPLING A SIGNAL RECEIVED FROM THE NETWORK |
摘要 |
A network receiver receives from a network an input signal which is sampled by a data sampler of the network receiver at sampling moments. Sampling moments have a relative position in time within a period of time of a single bit. The network receiver further includes a clock bit comparator and a sampling moment adaptor. The clock bit comparator compares lengths of a first time period lapsed while receiving at least five consecutive bits of the signal and of an internal clock time interval representing the same number of bits as a number of bits of the first time period. The sampling moment adaptor adapts the relative position of the sampling moment in dependence of a result of the comparison of the lengths to reduce a difference between the lengths. |
申请公布号 |
US2016087737(A1) |
申请公布日期 |
2016.03.24 |
申请号 |
US201314889450 |
申请日期 |
2013.05.29 |
申请人 |
GACH Robert |
发明人 |
GACH ROBERT |
分类号 |
H04J3/06;H04L12/40;H04L7/033 |
主分类号 |
H04J3/06 |
代理机构 |
|
代理人 |
|
主权项 |
1. A network receiver for a network using distributed clock synchronization, the network receiver comprising:
an input for receiving a input signal from the network, the signal representing a series of bits; a data sampler configured to sample the input signal, the data sampler being configured to sample the input signal at sampling moments to obtain a digital data signal, the sampling moments having a specific relative position in time with respect to the moments in time that a sampled bit starts and that the sampled bit ends; a clock bit comparator configured to compare a length of a first time period lapsed while receiving at least five consecutive bits of the signal with a length of an internal clock time interval representing according to an internal clock of the network receiver the same number of bits as a number of bits of the first time period and configured to generate a difference signal indicating a difference between the lengths of the first time period and the internal clock time interval; a sampling moment adaptor configured to receive the difference signal and being configured to adapt a the specific relative position in time of the sampling moments for correcting for inaccuracies of the internal clock. |
地址 |
AUSTIN TX US |