发明名称 |
Structure and method for forming programmable high-K/metal gate memory device |
摘要 |
A method of fabricating a memory device is provided that may begin with forming a layered gate stack atop a semiconductor substrate and patterning a metal electrode layer stopping on the high-k gate dielectric layer of the layered gate stack to provide a first metal gate electrode and a second metal gate electrode on the semiconductor substrate. In a next process sequence, at least one spacer is formed on the first metal gate electrode atop a portion of the high-k gate dielectric layer, wherein a remaining portion of the high-k gate dielectric is exposed. The remaining portion of the high-k gate dielectric layer is etched to provide a first high-k gate dielectric having a portion that extends beyond a sidewall of the first metal gate electrode and a second high-k gate dielectric having an edge that is aligned to a sidewall of the second metal gate electrode. |
申请公布号 |
US9281390(B2) |
申请公布日期 |
2016.03.08 |
申请号 |
US201313964612 |
申请日期 |
2013.08.12 |
申请人 |
GLOBALFOUNDRIES INC. |
发明人 |
Booth, Jr. Roger A.;Cheng Kangguo;Kothandaraman Chandrasekara;Pei Chengwen |
分类号 |
H01L29/786;H01L21/336;H01L29/78;H01L21/28;H01L27/115;H01L29/423;H01L29/49;H01L29/51;H01L29/66;H01L29/792;H01L27/105;H01L21/8234 |
主分类号 |
H01L29/786 |
代理机构 |
Scully, Scott, Murphy & Presser, P.C. |
代理人 |
Scully, Scott, Murphy & Presser, P.C. |
主权项 |
1. A semiconductor structure comprising:
a programmable memory device located on a first portion of a semiconductor substrate, wherein said programmable memory device comprises a gate structure and spacers abutting the gate structure, the gate structure comprising a first metal gate electrode atop a high-k gate dielectric, wherein a portion of the high-k gate dielectric is present beneath the spacers abutting the gate structure, and wherein the portion of the high-k gate dielectric located beneath the spacer provides an electron injection barrier that facilitates electron and hole trapping in a memory function of the programmable memory device; and a semiconductor device located on a second portion of the semiconductor substrate, wherein the programmable memory device is separated from the semiconductor device by an isolation region located in the semiconductor substrate in between the first and second portions, wherein the semiconductor device includes a semiconductor gate structure and a semiconductor spacer adjacent to the semiconductor gate structure, and wherein the semiconductor gate structure includes a second metal gate electrode located atop of a semiconductor gate dielectric, wherein an edge of the semiconductor gate dielectric is aligned to a sidewall of the second metal gate electrode, and wherein the semiconductor gate dielectric is not located underneath the semiconductor spacer. |
地址 |
Grand Cayman KY |