发明名称 |
MEMORY ACCESS PROCESSING METHOD AND INFORMATION PROCESSING DEVICE |
摘要 |
A memory access processing method includes storing, in a cache memory, a plurality of pages stored in a main memory; storing the plurality of pages in a buffer memory, each of the plurality of pages being associated with an identifier indicating whether the each of the plurality of pages being a zero page to be zero-cleared; allocating a page to be set to a zero page, when a page fault occurs during execution of an access to the cache memory and execution of a process is stopped; updating an identifier corresponding to the allocated page to an identifier indicating the allocated page being the zero page; resuming the execution of the process; controlling an access to the cache memory, based on the identifier for each of the plurality of pages; and executing initialization of a page corresponding to the allocated page and is included in the main memory. |
申请公布号 |
US2016062902(A1) |
申请公布日期 |
2016.03.03 |
申请号 |
US201514816901 |
申请日期 |
2015.08.03 |
申请人 |
FUJITSU LIMITED |
发明人 |
KAMEZAWA Hiroyuki;UEDA Yasuo;ITOH TSUTOMU;Shitaya Hideo;Goto Yasunori;Uchida Miyako;Ichikawa Ken;Seto Hidetoshi |
分类号 |
G06F12/08;G06F12/12 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
1. A memory access processing method executed by one or more processors included in an information processing device, the memory access processing method comprising:
storing, in a cache memory, a plurality of pages stored in a main memory; storing the plurality of pages in a buffer memory, each of the plurality of pages being associated with an identifier indicating whether the each of the plurality of pages being a zero page to be zero-cleared; allocating a page to be set to the zero page from among the plurality of pages, when a page fault occurs during execution of an access to the cache memory and execution of a process is stopped; updating an identifier corresponding to the allocated page to an identifier indicating the allocated page being the zero page; resuming the execution of the process; controlling an access to the cache memory, based on the identifier for each of the plurality of pages stored in the buffer memory; and executing initialization of a page corresponding to the allocated page and is included in the main memory. |
地址 |
Kawasaki-shi JP |