发明名称 |
ACCELERATOR CHIP, CALCULATOR HAVING ACCELERATOR CHIP MOUNTED THEREON, AND OPERATING METHOD USING ACCELERATOR CHIP |
摘要 |
<p>A main memory and dedicated memories are connected to permit data transmission and reception between the main memory and the dedicated memories, and the same number of general-purpose accelerators and the dedicated memories are alternately connected ring-like. Thus, data is read to each dedicated memory from the main memory by a DMA controller and the like, and processing can be started from any dedicated memory. The bandwidths relating to data reading/writing are averaged for the dedicated memories by permitting each general-purpose accelerator to write processed data on the dedicated memory connected in the same direction in the ring shape.</p> |
申请公布号 |
WO2008114331(A1) |
申请公布日期 |
2008.09.25 |
申请号 |
WO2007JP53091 |
申请日期 |
2007.02.20 |
申请人 |
FUJITSU LIMITED;AJIMA, YUICHIRO |
发明人 |
AJIMA, YUICHIRO |
分类号 |
G06F15/173 |
主分类号 |
G06F15/173 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|