摘要 |
A delta-sigma AD converter circuit includes a plurality of registers to store plural data obtained by dividing data stored in the shift register and to hold the plural data in such a form that each of the plural data is readable independently of the others, wherein one or more of the plurality of registers store the pulse density modulated data stored in the shift register in response to the register store instruction signal, and the filtering unit reads the pulse density modulated data from one or more of the plurality of registers responsive to the mode in response to the read request signal. |