摘要 |
A method is described for synchronisation of a subscriber station of a network whose internal signal processing is timed by an internal bit clock, a bit stream (B) comprising a sequence of bit pulses (P1-P5) being fed to the subscriber station, while the bit clock of said bit stream, which is pre-defined by a central clock generator of the network, defines a reference bit clock for the internal signal processing of each subscriber station of the network. According to the invention, it is provided that at least one bit pulse (P1-P5) of the bit stream fed to the subscriber station (1) is oversampled with the N-fold clock frequency of the internal bit clock (CB) of the subscriber station (1), that N sample values produced by this sampling are combined into a sample pattern which is N positions wide, that, in order to detect a clock deviation and/or phase deviation of the internal bit clock (CB) from the reference bit clock, this currently recorded sample pattern is compared with at least one pre-defined reference sample pattern, that, depending on the result of this sample pattern comparison, a synchronisation signal (VS, VS1-VS3; PS) is generated which initiates a correction of this clock deviation and/or phase deviation of the internal bit clock (CB) of the subscriber station (1) from the reference bit clock, and that the aforementioned steps are iteratively repeated until the currently recorded sample pattern and the - at least one - pre-defined reference sample pattern correspond. <IMAGE>
|
申请人 |
ALCATEL SEL AKTIENGESELLSCHAFT, 70435 STUTTGART, DE |
发明人 |
WEIS, BERND X., DR.-ING., 7015 KORNTAL, DE |