发明名称 THE SINGLE-QUEUE SWITCH
摘要 A new switching mechanism for fixed-length data packets such as ATM cells is disclosed that uses a novel buffering element to form a single physical queue in which all the data packets or cells are organized into logical queues destined for different output ports. The buffering element is a generalized sequencer circuit which allows flexible ordering of the cells in each logical queue to achieve any appropriate scheduling algorithm. This single-queue switch implements output buffered queueing and multicasting and achieves full buffer sharing. The number of input and output ports can vary independently without affecting the switch core. The size of the buffering space can be increased simply by cascading the buffering elements. This switch can be used as queue controller in RAM-based switches in which data packets are stored in a RAM memory and a fixed-length data unit represents the packet in the queue controller.
申请公布号 CA2227655(A1) 申请公布日期 1999.10.03
申请号 CA19982227655 申请日期 1998.04.03
申请人 LEON-GARCIA, ALBERTO;HASHEMI, MASOUD REZA 发明人 LEON-GARCIA, ALBERTO;HASHEMI, MASOUD REZA
分类号 H04L12/879;(IPC1-7):H04L12/56 主分类号 H04L12/879
代理机构 代理人
主权项
地址