| 摘要 |
The present invention provides a method for generating a high-speed clock and a field programmable gate array (FPGA) apparatus. The method generates a high speed clock through the following steps: generating a pulse having a delay time below a nanosecond unit by using a trigger signal inputted from the outside of a FPGA; and generating a high-speed clock by applying user logic to the pulse. |
