发明名称 DEVICE AND METHOD FOR CONTROLLING ARRAY TYPE ARITHMETIC UNIT
摘要 PROBLEM TO BE SOLVED: To provide an array type arithmetic unit capable of switching a clock path following switching of a transfer path of a serial transfer bus inside an array type arithmetic unit, reducing a risk of developing hold timing contravention, and reducing a hold buffer insertion.SOLUTION: A data transfer control part determines a transfer path for transferring up-to-date structure information on the basis of the location of a constitutional information holding part that becomes an object to be updated when the data transfer control part is given one or more up-to-date constitutional information, and determines the arrangement of the up-to-date structure information at the transfer time. A clock path control part determines an inverse path for the transfer path of the up-to-date constitutional information determined by the data transfer control part, the constitutional information holding part of the object to be updated on the inverse path stores and updates the up-to-date constitutional information transferred in synchronizing with a clock, and the other constitutional information holding part except for the constitutional information holding part of the object to be updated is set so as to by-pass the clock. The clock control part supplies the number of clocks corresponding to a length of information showing the up-to-date constitutional information to the constitutional information holding part as the start edge on the inverse path.
申请公布号 JP2015197898(A) 申请公布日期 2015.11.09
申请号 JP20140077257 申请日期 2014.04.03
申请人 CANON INC 发明人 AIZAWA EIJI
分类号 G06F15/173;G06F13/36;G06F15/80 主分类号 G06F15/173
代理机构 代理人
主权项
地址