发明名称 |
Ultrasonic Probe and Ultrasonic Diagnostic Apparatus |
摘要 |
An ultrasonic probe includes a plurality of ultrasonic transducers. The ultrasonic probe is connected to a reception system circuit including at least one first delay adder circuit in which a predetermined number among the plurality of ultrasonic transducers is configured as one subarray and delaying and adding are performed in subarray units with respect to an ultrasonic wave reception signal that is acquired from the ultrasonic transducers included in the subarray, and a second delay adder circuit in which delaying and adding are performed with respect to the ultrasonic wave reception signal that is acquired from the ultrasonic transducers. The plurality of ultrasonic transducers include a first group which transmits the reception signal to the second delay adder circuit passing through the first delay adder circuit and a second group which transmits the reception signal directly to the second delay adder circuit without passing through the first delay adder circuit. |
申请公布号 |
US2015313575(A1) |
申请公布日期 |
2015.11.05 |
申请号 |
US201214648463 |
申请日期 |
2012.12.07 |
申请人 |
HITACHI, LTD. |
发明人 |
TANAKA Hiroki;MASUZAWA Hiroshi |
分类号 |
A61B8/00;A61B8/08;A61B8/14;G01S15/89 |
主分类号 |
A61B8/00 |
代理机构 |
|
代理人 |
|
主权项 |
1. An ultrasonic probe comprising:
a plurality of ultrasonic transducers, wherein the ultrasonic probe is connected to a reception system circuit including at least one first delay adder circuit in which a predetermined number among the plurality of ultrasonic transducers is configured as one subarray and delaying and adding are performed in subarray units with respect to an ultrasonic wave reception signal that is acquired from the ultrasonic transducers included in the subarray, and a second delay adder circuit in which delaying and adding are performed with respect to the ultrasonic wave reception signal that is acquired from the ultrasonic transducers, and wherein the plurality of ultrasonic transducers include a first group which transmits the reception signal to the second delay adder circuit passing through the first delay adder circuit and a second group which transmits the reception signal directly to the second delay adder circuit without passing through the first delay adder circuit. |
地址 |
Tokyo JP |