Limiting skew between different device types to meet performance requirements of an integrated circuit

摘要

Methods and systems are provided for that are designed to impose an n-type to p-type device skew constraint that is beyond what normal technology limits allow in order to operate semiconductor devices at lower voltages while still achieving a similar performance at a lower power. More specifically, a method is provided for that includes setting device skew requirements for at least one library element, setting device skew test dispositions for the at least one library element based on the set device skew requirements, designing the at least one library element using device skew assumptions, fabricating the at least one library element on a product that includes at least one device skew monitor, determining an actual device skew of the fabricated at least one library element using the at least one device skew monitor, and determining whether the fabricated product meets target specifications.

主权项

1. A method comprising:
setting device skew requirements for at least one library element; setting device skew test dispositions for the at least one library element based on the set device skew requirements; designing the at least one library element using device skew assumptions that are based on the set device skew requirements; fabricating the at least one library element on a product that includes at least one device skew monitor; determining an actual device skew of the fabricated at least one library element using the at least one device skew monitor; and determining whether the fabricated product meets target specifications based on a comparison of the determined actual device skew to the set device skew test dispositions.