发明名称 Integrated circuit, electronic device and ic operation method
摘要 Disclosed is an integrated circuit (100) comprising a set of data processing units (120, 130) including a first data processing unit (120) operable at a full operating frequency and N second data processing units (130) operable at a reduced operating frequency in a mode of operation of the IC, wherein N is an integer having a value of at least 2; an instruction scheduler (110) adapted to evaluate data dependencies between individual instructions in a received plurality of instructions to identify dependent instructions in said plurality having said data dependencies and independent instructions in said plurality not having said data dependencies; assign the dependent instructions to the first data processing unit (120) for serial execution on the first data processing unit at the full operating frequency; and assign the independent instructions to the plurality of second data processing units (130) for parallel execution on said second data processing units at the reduced operating frequency. An electronic device comprising such an IC and a method of scheduling instructions for such an IC are also disclosed.
申请公布号 EP2927806(A1) 申请公布日期 2015.10.07
申请号 EP20140163082 申请日期 2014.04.01
申请人 NXP B.V. 发明人 FATEMI, HAMED;SHARMA, VIBHU
分类号 G06F9/38;G06F1/32 主分类号 G06F9/38
代理机构 代理人
主权项
地址