发明名称 MEMORY ARRANGEMENT
摘要 A memory arrangement includes an interface configured to transmit coding and/or decoding data in the form of data packets in accordance with a predefined protocol. The memory arrangement includes at least two memory banks, each memory bank including at least one memory cell. The memory arrangement includes at least two memory-bank access devices configured to facilitate accessing, the data of the at least one memory cell of each of the at least two memory banks. The memory arrangement includes at least two temporary storage devices configured to temporarily store data being transmitted between the interface and the at least two memory-bank access devices. Each of the at least two temporary storage devices is connected to the interface and to one of the at least two memory-bank access devices.
申请公布号 US2007204116(A1) 申请公布日期 2007.08.30
申请号 US20070679609 申请日期 2007.02.27
申请人 QIMONDA AG 发明人 WALLNER PAUL;DUDHA CHAITANYA
分类号 G06F13/00;G06F12/00 主分类号 G06F13/00
代理机构 代理人
主权项
地址