| 摘要 |
PROBLEM TO BE SOLVED: To provide a semiconductor storage device having a latency counter which can perform precise synchronization between latching of an internal command and reading in a latch circuit, and can count latency with precision. SOLUTION: In the semiconductor storage device, a circulation signal generating circuit 34 sequentially outputs 0th to 8th circulation signals while circulating them. A gate select circuit 36 outputs an input gate control signal generated on the basis of a pth (p is an integer of 0≤p≤8) circulation signal to a qth (q is an integer of 0≤q≤8) input gate (one of 0th to 8th input gates 210 to 218), and also outputs an output gate control signal generated on the basis of the pth circulation signal to an rth output gate (one of the 0th to 8th output gates 220 to 228) (r is an integer of 0≤r≤8, a number satisfying r=q+m (in the case of q+m≤8) or r=q+m-(8+1) (in the case of q+m>8)). COPYRIGHT: (C)2007,JPO&INPIT
|
