发明名称 BEOL interconnect structures with improved resistance to stress
摘要 A chip is provided which includes a back-end-of-line (“BEOL”) interconnect structure. The BEOL interconnect structure includes a plurality of interlevel dielectric (“ILD”) layers which include a dielectric material curable by ultraviolet (“UV”) radiation. A plurality of metal interconnect wiring layers are embedded in the plurality of ILD layers. Dielectric barrier layers cover the plurality of metal interconnect wiring layers, the dielectric barrier layers being adapted to reduce diffusion of materials between the metal interconnect wiring layers and the ILD layers. One of more of the dielectric barrier layers is adapted to retain compressive stress while withstanding UV radiation sufficient to cure the dielectric material of the ILD layers, making the BEOL structure better capable of avoiding deformation due to thermal and/or mechanical stress.
申请公布号 US7847402(B2) 申请公布日期 2010.12.07
申请号 US20070676522 申请日期 2007.02.20
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION;CHARTERED SEMICONDUCTOR MANUFACTURING, LTD;SAMSUNG ELECTRONICS CO., LTD 发明人 RESTAINO DARRYL D.;BONILLA GRISELDA;DIMITRAKOPOULOS CHRISTOS D.;GATES STEPHEN M.;KIM JAE H.;LANE MICHAEL W.;LIU XIAO H.;NGUYEN SON V.;SHAW THOMAS M.;WIDODO JOHNNY
分类号 H01L23/48;H01L23/52 主分类号 H01L23/48
代理机构 代理人
主权项
地址