摘要 |
An address decoder includes N predecoders that receive and logically combine a clock signal and respective address signals to periodically provide respective addresses and complementary addresses. N is an integer greater than one. A first decoder receives the respective addresses and complementary addresses and generates a decoder output based on the received respective addresses and complementary addresses.
|