发明名称 Manufacturing process of a vertical-conduction MISFET device with gate dielectric structure having differentiated thickness and vertical-conduction MISFET device thus manufacture
摘要 According to an embodiment of a method for manufacturing a MISFET device, in a semiconductor wafer, a semiconductor layer is formed, having a first type of conductivity and a first level of doping. A first body region and a second body region, having a second type of conductivity, opposite to the first type of conductivity, and an enriched region, extending between the first and second body regions are formed in the semiconductor layer. The enriched region has the first type of conductivity and a second level of doping, higher than the first level of doping. Moreover, a gate electrode is formed over the enriched region and over part of the first and second body regions, and a dielectric gate structure is formed between the gate electrode and the semiconductor layer, the dielectric gate structure having a larger thickness on the enriched region and a smaller thickness on the first and second body regions. To form the enriched region, a first conductive layer is made on the semiconductor layer, an enrichment opening is formed in the first conductive layer, and a dopant species is introduced into the semiconductor layer through the enrichment opening. Furthermore, the formation of the dielectric gate structure envisages filling the enrichment opening with dielectric material, prior to forming the first body region and the second body region.
申请公布号 US7800173(B2) 申请公布日期 2010.09.21
申请号 US20080074226 申请日期 2008.02.29
申请人 STMICROELECTRONICS, S.R.L. 发明人 BATTIATO ORAZIO;REPICI DOMENICO;DI PAOLA FABRIZIO MARCO;ARENA GIUSEPPE;MAGRI′ ANGELO
分类号 H01L29/76 主分类号 H01L29/76
代理机构 代理人
主权项
地址